




























SHEET INDEX

229 kW pk Power (9th) - 1 of 4

HFV-SENSING - 4 section

LI-POWER - 4 sections

OC-INPUT = 3 sections

PAUSE-13 - 2 sections

PHASE/V = 3 sections

PHASE-III - 2 sections

| GATE-POWER = 2 440W

CONTROL-IF - 1 section

OD-LINK - 1 section

rev A.5 - 24 sections - 292 components

NET NAMING

Internal junctions are named for what they join

Uartb_<Pin> node at that IO pin e.g. UART0_

Systems_M midpoint of a series pair e.g. ROL

Residues, σ -axis lag between Residues=0/1 e.g. FVCO_12

all others are explicit design net

same name on another sheet = same ref, joined ONLY if the

named connector: `url` (see INTERBOARD LINKS, design basis)